Abstract-In this paper, physical modeling of a GaN HEMT is proposed, with the objective of device design optimization for application in a high frequency DC/DC converter. From the point of view of a switching application, physical model for input, output and reverse capacitance as well as for channel resistance is very important, since the aforementioned parameters determine power losses in the circuit. The obtained physical model of the switching device can be used for simulation models such as PSpice or hybrid behavioral power loss models for high frequency DC/DC converters. In this work, extrinsic model for I d (V ds , V gs ) output characteristics of a depletion mode GaN HEMT with a field plate structure was obtained, as well as physical model for input, output and reverse capacitance in the subthreshold regime. The model was implemented in Simplorer simulation model and verified by the measured efficiency curves of the buck converter prototype, using the GaN HEMT that was analyzed. With the increase of the switching frequency, precision of the model increases, especially in the low power area, which is the area of interest in our application.
INTRODUCTION
GaN based High Electron Mobility Transistors (HEMTs) are the most promising switching devices for high frequency applications [1] . Comparing to corresponding Si devices, their superior conductivity and switching characteristics give several times better Figure Of Merit [2], [3] . A significant progress in GaN HEMT design has been made, providing higher breakdown voltages and lower gate leakage currents by application of the field plate structure [4] . Also, big effort was made in the analysis of dynamic on-resistance and corresponding trapping effects [5] .
High frequency DC/DC converter can be applied as a dynamic power supply for Radio Frequency Power Amplifier in Envelope Tracking and Envelope Elimination and Restoration Techniques. The topology that was considered in our work is a synchronous buck converter ( Fig. 1) with GaN HEMTs employed as switching devices. Since wide bandwidth is a crucial feature of the converter, high switching frequency is needed. This implies importance of the physical model for input, output and reverse capacitance of the device, since they determine switching power losses and limit the switching speed. On the other hand, since the switching device operates in a linear part of the output characteristics, a model for on-resistance is necessary since this parameter determines conduction losses in the circuit. In order to obtain the relation between the power losses and switching device design, physical model is necessary. This was the main motivation in our work. The starting point for the physical model of a GaN HEMT is the charge control by the Schottky gate. Assuming that the 2DEG is being formed in a triangular quantum well, with only the first two subbands E 0 and E 1 possibly occupied, the 2DEG can be presented using Fermi-Dirac statistics as [6] 
where n 2DEG is the 2DEG sheet density, D = 4πm le * / h 2 is the density of states for each subband, k B is the Boltzmann's constant, m le * is the longitudinal effective mass of electron (= 0.22m e with m e as the electron mass), h is the Planck's constant, T is the temperature and E F is the Fermi energy. The aforementioned subbands E 0 and E 1 are related to the 2DEG density as: E 0 =λ 0 (Fig. 2) . This results in the following equation for 2DEG sheet density, n 2DEG :
where m is the Al mole fraction in Al m Ga (1- 
In the previous equation, ϕ S (m) is the height of the Schottky barrier at gate-AlGaN heterojunction (1.165V), ∆E C (m) is the conduction band discontinuity at the AlGaN/GaN interface (the height of the quantum well) equal to 0.343V while σ PZ (m)is the polarization-induced charge density of 0.0105C/m^2 and is calculated using [6] . For the analyzed GaN HEMT, Eq.
(3) gives a threshold of -2.0899V which is in good agreement with the measured value of -2V. In order to obtain the Fermi level dependence on the applied gate voltage, model from [7] was used to approximate (1) for different relative positions of E f , E 0 and E 1 . In that way, the 2DEG dependence on the gate voltage is obtained and presented in 
where q is electron charge, W g is the gate width and v DRIFT (x) is the electron velocity given by
In (5a), E(x)=dV C (x)/dx is the lateral electric field at any point x in the channel, V C (x) is the channel potential, µ 0 is the low field mobility of 2DEG and is approximately equal to 1000 cm 2 /Vs, E C is the critical electric field and v SAT is the saturation velocity of 3.775*10 5 m/s. For linear region of operation we derive the expression for the drain current by solving (4) under the boundary conditions: V c (x=L sg )=I d (R s_cm +R s_drift ) and V c (x= L sg +L g )=V ds -I d (R d_cm +R d_drift ). In the previous calculation, R s_cm and R d_cm are contact and metallization resistances of source and drain (approximately 25mΩ each), while R d_drift and R s_drift are drain and source drift resistances and they are modeled as
In (6a, b) n S0 is equal to the value of the 2DEG in the drift regions between source and the channel, and drain and the channel. This value corresponds to the value of 2DEG sheet density for gate voltage of zero volts. For the given geometry, we obtain R d_drift =54.8mΩ and R s_drift =27.4mΩ. The onset of saturation is defined when the electric field at the drain end of the channel (at x 1 =L sg +L g ) reaches the critical value E C while the electron velocity reaches v SAT . For drain voltages that are exceeding V dsat , the point of saturation will move from the drain end (the point x 1 ) towards source contact and the saturation current was modeled taking into account this channel length modulation [8] . The obtained extrinsic output characteristics are shown in Fig. 4 . Observing the comparison with the experimental characterization of the device, it can be seen that the highest error of approximately 32% was found deeply in the saturation area, most likely due to additional effect of the field plate structure on the channel length modulation, which was not taken into account in the model. In the linear region, which is the area of interest for a switching application, a good agreement between the model and the measurements is observed.
IV. MODELING OF INPUT, OUTPUT AND REVERSE CAPACITANCE As it was already mentioned, dependences of input, output and reverse capacitance on drain-to-source voltage when the transistor is in the off-state (V gs below the threshold value), are very important for the design of switching devices in high frequency applications. In order to find the origin of Millers capacitance (C gd ), we will observe the simulation of the 2DEG distribution in the channel, for V gs =-3V and V ds being changed from 10 to 60V (Fig. 5) . It can be seen, that the main part of 2DEG leftover under the field plate is being depleted for V ds lower than 20V, caused by the electric field component perpendicular to the channel, E y . On the other hand, lateral component of the electric field will provide additional extension of this depletion area in the whole range of V ds . The simulation of the 
lateral component of the electric field, E x , is presented in Fig.  6 . In order to physically model 2DEG depletion process under E y component, the following methodology was proposed. Since V gs is constant and V ds is being changed, the metalinsulator-semiconductor structure has been analyzed and its 2DEG sheet density dependence on the V gd was obtained. The closed form solution for this dependence is: In (7), ϕ b is the metal -insulator barrier height (equal to 2.2V), t OX and ε OX are the thickness and permittivity of the field plate. From (7), using V gd =V gs -V ds and C gd (V ds )=q L FP W g dn DEGFP /dV ds , we obtain the expression for the part of C gd caused by the E y , C gdy :
For V ds >16.5V, C gdy (V ds )=0. In the case of analyzed HEMT, this value is equal to 96.3pF. In order to model fringing of the depletion area in x-direction, conformal mapping technique has been used. In that way, depletion area extension dependence on the applied V ds has been obtained. In the range of drain voltages lower than 16.5V, this capacitance is added to the C gdy to obtain total Miller's capacitance, while for higher V ds , this fringing part represents the total C gd . The comparison between the obtained Fig.6 . Simulation of lateral electric field in the channel model and the measurements is presented in Fig.7 . It can be seen that the knee voltage has been modeled precisely and that the highest error of 22% is obtained in the fringing area, where the capacitance values have the order of pF. Speaking of output capacitance, C oss =C gd +C ds , it was necessary to determine the capacitance between drain and source terminal of the device. This capacitance mainly depends on the geometry of the device and how the metal layers are placed. In the case of the analyzed transistor, the main part of this capacitance is caused by the fringing between drain and source electrodes through GaN layer and for the given geometry is equal to 40pF. Gate to source capacitance also has the origin in the fringing between the electrodes through AlGaN layer (Fig. 8) . The second important source of this capacitance is in the fringing between the metal pads that connect all gate and source fingers through AlGaN and GaN as well (Fig 9) . The aforementioned capacitances have the values of 246 and 97pF, respectively. As it can be seen from Fig. 10 , the highest error of 40% in the capacitance model is found in the fringing area of C OSS. Nevertheless, in absolute units this error is very small from the point of view of modeled application (HF DC DC converter), as it can be seen later. The modeled nonlinear capacitances are very important because they limit the "turn on/off" speed of the transistor that is used as a switch in this application. The slower the device the higher are the switching losses. Once the transistor is fully turned on, the losses are due to the current conduction and resistance of the metallization, contacts and the channel. The importance of obtained physical model of the device is that, through electrical model, it can be connected to a particular application (in our case HF buck converter) and subsequently, from the minimization of the power losses in the circuit, the optimization of the device design can be done. In [9] , a hybrid behavioral-analytical power loss model for HF buck converter is presented and can be used as the aforementioned connection between the device physics and our application. In order to verify the proposed physical model, a high frequency buck converter with analyzed GaN HEMT has been built and tested at three different switching frequencies (7, 15 and 20MHz) , changing the duty cycle in order to provide different output power levels. Measured efficiency curves are presented in Fig. 11 , together with the simulated ones. Simulation was done in Simplorer, using the curves from previously presented physical model. It can be seen that good agreement between the simulation and the measurements has been obtained at each switching frequency.
V. CONCLUSIONS Physical modeling of a GaN HEMT with field plate structure has been proposed in this paper. Obtained analytical model for extrinsic output characteristics showed good agreement with the measurements in a linear part which is the area of interest in a switching application. On the other hand, input, output and reverse capacitance dependence on V ds , in subthreshold regime has been obtained. Complete 2DEG depletion process was addressed and modeled. Different parts of the capacitances, caused by fringing between the electrodes and multifinger configuration of the device were established. Using the presented dependencies between the device capacitances and its geometry it is possible to optimize the width and length of the transistor gate, drain and source, and the number of paralleled fingers as well [10] . The obtained physical curves can be related to HF buck converter using hybrid PSpice model from [9] . Measured efficiency curves of a HF buck converter showed good agreement with simulated values at three different switching frequencies and verified the proposed model. Simulated efficiency at 7MHz
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